Packages

p

firrtl

package firrtl

Source
package.scala
Linear Supertypes
Content Hierarchy
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. firrtl
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Package Members

  1. package annotations
  2. package graph
  3. package ir
  4. package options
  5. package passes
  6. package renamemap
  7. package stage

    The stage package provides Stage/Phase infrastructure for FIRRTL compilers:

    The stage package provides Stage/Phase infrastructure for FIRRTL compilers:

  8. package transforms
  9. package util

Type Members

  1. class AnnotationSeq extends AnyRef

    Container of all annotations for a Firrtl compiler

  2. case class CDefMPort(info: Info, name: String, tpe: Type, mem: String, exps: Seq[Expression], direction: MPortDir) extends Statement with HasInfo with UseSerializer with Product with Serializable
  3. case class CDefMemory(info: Info, name: String, tpe: Type, size: BigInt, seq: Boolean, readUnderWrite: ir.ReadUnderWrite.Value = ReadUnderWrite.Undefined) extends Statement with HasInfo with UseSerializer with Product with Serializable
  4. trait EmittedAnnotation[T <: EmittedComponent] extends NoTargetAnnotation with CustomFileEmission

    Traits for Annotations containing emitted components

  5. sealed abstract class EmittedCircuit extends EmittedComponent
  6. sealed trait EmittedCircuitAnnotation[T <: EmittedCircuit] extends EmittedAnnotation[T]
  7. sealed abstract class EmittedComponent extends AnyRef
  8. final case class EmittedFirrtlCircuit(name: String, value: String, outputSuffix: String) extends EmittedCircuit with Product with Serializable
  9. case class EmittedFirrtlCircuitAnnotation(value: EmittedFirrtlCircuit) extends EmittedCircuitAnnotation[EmittedFirrtlCircuit] with Product with Serializable
  10. final case class EmittedVerilogCircuit(name: String, value: String, outputSuffix: String) extends EmittedCircuit with Product with Serializable
  11. case class EmittedVerilogCircuitAnnotation(value: EmittedVerilogCircuit) extends EmittedCircuitAnnotation[EmittedVerilogCircuit] with Product with Serializable
  12. class FirrtlUserException extends RuntimeException with NoStackTrace

    Exception indicating user error

    Exception indicating user error

    These exceptions indicate a problem due to bad input and thus do not include a stack trace. This can be extended by custom transform writers.

  13. abstract class MPortDir extends FirrtlNode
  14. sealed trait RenameMap extends AnyRef

    Map old names to new names

    Map old names to new names

    These are mutable datastructures for convenience

Value Members

  1. implicit def annoSeqToSeq(as: AnnotationSeq): Seq[Annotation]
  2. implicit def seqToAnnoSeq(xs: Seq[Annotation]): AnnotationSeq
  3. object AnnotationSeq
  4. case object BuildInfo extends Product with Serializable

    This object was generated by sbt-buildinfo.

  5. object FileUtils
  6. case object MInfer extends MPortDir with Product with Serializable
  7. case object MRead extends MPortDir with Product with Serializable
  8. case object MReadWrite extends MPortDir with Product with Serializable
  9. case object MWrite extends MPortDir with Product with Serializable
  10. object Parser
  11. object PrimOps extends LazyLogging

    Definitions and Utility functions for ir.PrimOps

  12. object RenameMap
  13. object Utils extends LazyLogging

Inherited from AnyRef

Inherited from Any

Ungrouped