Packages

o

svsim.Backend

HarnessCompilationFlags

object HarnessCompilationFlags

A namespace for flags affecting which code in the harness is compiled.

Source
Backend.scala
Linear Supertypes
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. HarnessCompilationFlags
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##: Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  5. val backendEngagesInASLRShenanigans: String

    VCS first checks whether address-space layout randomization (ASLR) is enabled, and if it is, _helpfully_ relaunches this executable with ASLR disabled.

    VCS first checks whether address-space layout randomization (ASLR) is enabled, and if it is, _helpfully_ relaunches this executable with ASLR disabled. Unfortunately, this causes code executed prior to simulation_main to be executed twice, which is problematic, especially since we redirect stdin and stdout.

  6. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.CloneNotSupportedException]) @native()
  7. val enableFsdbTracingSupport: String
  8. val enableVCSSupport: String

    This flag controls if VCS-specifc code is compiled.

  9. val enableVcdTracingSupport: String

    Flags enabling various tracing mechanisms.

    Flags enabling various tracing mechanisms. Note: These flags do not cause tracing to occur, they simply support for these tracing mechanisms in the harness.

  10. val enableVerilatorSupport: String

    Verilator support requires that we manually implement some SystemVerilog functions, such as run_simulation and simulation_main.

    Verilator support requires that we manually implement some SystemVerilog functions, such as run_simulation and simulation_main. These flags control the Verilator-specific code paths.

  11. val enableVerilatorTrace: String
  12. val enableVpdTracingSupport: String
  13. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  14. def equals(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef → Any
  15. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.Throwable])
  16. final def getClass(): Class[_ <: AnyRef]
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  17. def hashCode(): Int
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  18. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  19. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  20. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  21. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  22. val supportsDelayInPublicFunctions: String

    Verilator does not currently support delay (#delay) in DPI functions, so we omit the SystemVerilog definition of the run_simulation function and instead provide a C implementation.

  23. final def synchronized[T0](arg0: => T0): T0
    Definition Classes
    AnyRef
  24. def toString(): String
    Definition Classes
    AnyRef → Any
  25. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  26. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException])
  27. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws(classOf[java.lang.InterruptedException]) @native()

Inherited from AnyRef

Inherited from Any

Ungrouped