Packages

o

chisel3

getVerilogString

object getVerilogString

Source
verilog.scala
Linear Supertypes
AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. getVerilogString
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Value Members

  1. def apply(gen: => RawModule, args: Array[String] = Array.empty, annotations: AnnotationSeq = Seq.empty): String

    Returns a string containing the Verilog for the module specified by the target accepting arguments and annotations

    Returns a string containing the Verilog for the module specified by the target accepting arguments and annotations

    gen

    the module to be converted to Verilog

    args

    arguments to be passed to the compiler

    annotations

    annotations to be passed to the compiler

    returns

    a string containing the Verilog for the module specified by the target

  2. def apply(gen: => RawModule): String

    Returns a string containing the Verilog for the module specified by the target.

    Returns a string containing the Verilog for the module specified by the target.

    gen

    the module to be converted to Verilog

    returns

    a string containing the Verilog for the module specified by the target

  3. final def phase: PhaseManager